DATA SHEET

SKY87250: 400 mA Low-Noise Step-Down Converter in a Micro-Inductor Package

Applications
- Bluetooth® headsets
- Cellular phones
- Digital cameras
- Hard disk drives
- PDAs and handheld computers
- Portable media and MP3 players
- USB devices

Features
- VIN range: 2.5 V to 5.5 V
- Adjustable output voltage: 0.6 V to VIN
- Output current: 400 mA
- Up to 95% efficiency
- Low-noise, light-load architecture
- No load quiescent current: 40 μA
- Switching frequency: 2.0 MHz
- Internal soft-start control
- Over-temperature and current-limit protection
- Shutdown current: <1 μA
- Small 4.7 μF output capacitor
- Temperature range: −40 °C to +85 °C
- Compact integrated micro-inductor (μInductor) DLN (8-pin, 2.4 × 2.4 mm) package (MSL1, 260 °C per JEDEC-J-STD-020)

Description
The SKY87250 μSwitcher™ step-down converter delivers up to 400 mA to support an adjustable 0.6 V to VIN output from 2.7 V to 5.5 V input supply. Its low supply current, small size, and high switching frequency make the SKY87250 the ideal choice for portable applications.

The SKY87250 maintains a low 40 μA no-load quiescent current. The 2.0 MHz switching frequency minimizes the output capacitance requirement while keeping switching losses low. The SKY87250 feedback and control delivers excellent load regulation and transient response with a small output capacitor.

The SKY87250 maintains high efficiency throughout the load range. The unique low-noise, light-load architecture produces reduced ripple and spectral noise. Over-temperature and short-circuit protection safeguards the SKY87250 and system components from damage.

The ultra-small, 8-pin, 2.4 × 2.4 mm DLN package footprint, integrated inductor, and minimal capacitance requirements, make the SKY87250 ideal for compact designs.

Figure 1 shows the typical application circuit size comparison. A typical application circuit is shown in Figure 2. The pin configuration is shown in Figure 3. Signal pin assignments and functional pin descriptions are provided in Table 1.

Skyworks Green™ products are compliant with all applicable legislation and are halogen-free. For additional information, refer to Skyworks Definition of Green™, document number SQ04-0074.

Figure 1. Typical Application Circuit Size Comparison
**Figure 2. SKY87250 Typical Application Circuit**

**Figure 3. SKY87250 8-Pin DLN (Top View)**

**Table 1. SKY87250 Signal Descriptions**

<table>
<thead>
<tr>
<th>Pin</th>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>VP</td>
<td>Input power pin; connect to the source of the P-channel MOSFET. Connect to the input capacitor.</td>
</tr>
<tr>
<td>2</td>
<td>VIN</td>
<td>Input bias voltage for the converter.</td>
</tr>
<tr>
<td>3</td>
<td>GND</td>
<td>Non-power signal ground pin.</td>
</tr>
<tr>
<td>4</td>
<td>FB</td>
<td>Feedback input pin. Connect this pin to an external resistive divider for adjustable output.</td>
</tr>
<tr>
<td>5</td>
<td>OUT</td>
<td>DC-DC converter output.</td>
</tr>
<tr>
<td>6</td>
<td>EN</td>
<td>Enable pin. A logic high enables normal operation. A logic low shuts down the converter.</td>
</tr>
<tr>
<td>7</td>
<td>PGND</td>
<td>Power ground. Input power return pin; connect to the source of the N-channel MOSFET. Connect to the output and input capacitor return.</td>
</tr>
<tr>
<td>8</td>
<td>N/C</td>
<td>Not internally connected.</td>
</tr>
</tbody>
</table>
Electrical and Mechanical Specifications

The absolute maximum ratings and thermal information of the SKY87250 are provided in Tables 2 and 3, respectively. Electrical specifications are provided in Table 4.

Typical performance characteristics of the SKY87250 are illustrated in Figures 4 through 33.

Table 2. SKY87250 Absolute Maximum Ratings (Note 1)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Minimum</th>
<th>Typical</th>
<th>Maximum</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input voltage and bias power to PGND</td>
<td>V_IN, V_P</td>
<td>−0.3</td>
<td></td>
<td>+6.0</td>
<td>V</td>
</tr>
<tr>
<td>FB to GND</td>
<td>V_FB</td>
<td>−0.3</td>
<td></td>
<td>V_IN + 0.3</td>
<td>V</td>
</tr>
<tr>
<td>EN to GND</td>
<td>V_EN</td>
<td>−0.3</td>
<td></td>
<td>V_IN + 0.3</td>
<td>V</td>
</tr>
<tr>
<td>AGND to PGND</td>
<td>V_AGND</td>
<td>−0.3</td>
<td></td>
<td>+0.3</td>
<td>V</td>
</tr>
<tr>
<td>OUT RMS current capability</td>
<td>I_OUT</td>
<td>±1</td>
<td></td>
<td></td>
<td>A</td>
</tr>
</tbody>
</table>

Note 1: Exposure to maximum rating conditions for extended periods may reduce device reliability. There is no damage to device with only one parameter set at the limit and all other parameters set at or below their nominal value. Exceeding any of the limits listed may result in permanent damage to the device.

Table 3. SKY87250 Thermal Information

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Minimum</th>
<th>Typical</th>
<th>Maximum</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ambient temperature</td>
<td>T_A</td>
<td>−40</td>
<td></td>
<td>+85</td>
<td>°C</td>
</tr>
<tr>
<td>Operating junction temperature</td>
<td>T_J</td>
<td>−40</td>
<td></td>
<td>+150</td>
<td>°C</td>
</tr>
<tr>
<td>Maximum soldering temperature (at leads, 10 seconds)</td>
<td>T_LEAD</td>
<td></td>
<td></td>
<td>300</td>
<td>°C</td>
</tr>
<tr>
<td>Maximum power dissipation (Note 1, Note 2, Note 3)</td>
<td>P_D</td>
<td>790</td>
<td></td>
<td></td>
<td>mW</td>
</tr>
<tr>
<td>Maximum junction-to-ambient thermal resistance</td>
<td>θ_JA</td>
<td>158</td>
<td></td>
<td></td>
<td>°C/W</td>
</tr>
</tbody>
</table>

Note 1: Mounted on FR4 circuit board. Two-layer, 1 ounce copper.

Note 2: Derate 6.3 mW/°C above 40 °C ambient temperature.

Note 3: The thermal resistance is measured in accordance with EIA/JESD 51 series.

**CAUTION:** Although this device is designed to be as robust as possible, electrostatic discharge (ESD) can damage this device. This device must be protected at all times from ESD. Static charges may easily produce potentials of several kilovolts on the human body or equipment, which can discharge without detection. Industry-standard ESD precautions should be used at all times.
Table 4. SKY87250 Electrical Specifications (Note 1)

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Symbol</th>
<th>Test Condition</th>
<th>Min</th>
<th>Typical</th>
<th>Max</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>Input voltage</td>
<td>VIN</td>
<td>VP, VIN</td>
<td>2.7</td>
<td>5.5</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>Output voltage</td>
<td>VOUT</td>
<td></td>
<td>0.6</td>
<td>VIN</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>Maximum continuous output current capability</td>
<td>IOUT</td>
<td>TA = 25 °C</td>
<td>400</td>
<td></td>
<td></td>
<td>mA</td>
</tr>
<tr>
<td>No load supply current</td>
<td>IQ</td>
<td>No load current; not switching</td>
<td>40</td>
<td>100</td>
<td></td>
<td>μA</td>
</tr>
<tr>
<td>Shutdown current</td>
<td>ISHDN</td>
<td>EN = GND</td>
<td>1.8</td>
<td>1.0</td>
<td></td>
<td>μA</td>
</tr>
<tr>
<td>Input under-voltage lockout</td>
<td>VUVLO</td>
<td>VCC rising</td>
<td>1.8</td>
<td>2.5</td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>FB regulation threshold</td>
<td>VFB</td>
<td>VIN = 2.7 V to 5.5 V, 10 mA load, TA = 25 °C</td>
<td>588</td>
<td>600</td>
<td>612</td>
<td>mV</td>
</tr>
<tr>
<td></td>
<td></td>
<td>VIN = 2.7 V to 5.5 V, 10 mA load, TA = -40 °C to 85 °C</td>
<td>582</td>
<td>618</td>
<td></td>
<td>mV</td>
</tr>
<tr>
<td>FB leakage current</td>
<td>IBF</td>
<td>VFB = 1 V</td>
<td>200</td>
<td></td>
<td></td>
<td>nA</td>
</tr>
<tr>
<td>Line regulation</td>
<td>ΔVOUT/VOUT</td>
<td>VIN = 2.7 V to 5.5 V</td>
<td>0.1</td>
<td></td>
<td></td>
<td>%</td>
</tr>
<tr>
<td>Load regulation</td>
<td>ΔVOUT/VOUT</td>
<td>10 mA to 400 mA load</td>
<td>0.3</td>
<td></td>
<td></td>
<td>%</td>
</tr>
<tr>
<td>Oscillator frequency</td>
<td>fOSC</td>
<td></td>
<td>2.0</td>
<td></td>
<td></td>
<td>MHz</td>
</tr>
<tr>
<td>On-time resistance</td>
<td>RTON</td>
<td>VP to OUT resistance (high-side MOSFET on-resistance + DCR)</td>
<td>800</td>
<td></td>
<td></td>
<td>mΩ</td>
</tr>
<tr>
<td>Off-time resistance</td>
<td>RTOFF</td>
<td>VP to PGND resistance (low-side MOSFET on-resistance + DCR)</td>
<td>650</td>
<td></td>
<td></td>
<td>mΩ</td>
</tr>
<tr>
<td>Soft-start period</td>
<td>SSS</td>
<td>Enable rising edge to output regulation</td>
<td>100</td>
<td></td>
<td></td>
<td>μs</td>
</tr>
<tr>
<td>Over-temperature shutdown threshold</td>
<td>TSHDN</td>
<td>Hysteresis = 15 °C</td>
<td>140</td>
<td></td>
<td></td>
<td>°C</td>
</tr>
<tr>
<td>EN logic level high</td>
<td>VIH</td>
<td></td>
<td>1.4</td>
<td></td>
<td></td>
<td>V</td>
</tr>
<tr>
<td>EN logic level low</td>
<td>VIL</td>
<td></td>
<td></td>
<td></td>
<td>0.4</td>
<td>V</td>
</tr>
<tr>
<td>EN input current</td>
<td>IEN</td>
<td>VIN = 0 V or VIN</td>
<td>-1.0</td>
<td></td>
<td>+1.0</td>
<td>μA</td>
</tr>
</tbody>
</table>

**Note 1:** Performance is guaranteed only under the conditions listed in this table.
Typical Performance Characteristics

(CIN = 4.7 µF, COUT = 4.7 µF, VIN = VP = 3.6 V, VEN = VIN, GND = PGND, TA = –40 °C to 85 °C [Typical Values are at TA = 25 °C], Unless Otherwise Noted)
Output Current (mA)

Figure 10. Efficiency vs Load
(Vout = 1.8 V, R3 = 500 R, C3 = 100 pF)

Output Current (mA)

Figure 11. Load Regulation
(Vout = 1.8 V, R3 = 500 R, C3 = 100 pF)

Output Current (mA)

Figure 12. Efficiency vs Load
(Vout = 1.2 V, R3 = 0 R, C3 = 0 pF)

Output Current (mA)

Figure 13. Load Regulation
(Vout = 1.2 V, R3 = 0 R, C3 = 0 pF)

Temperature (°C)

Figure 14. Output Voltage Error vs Temperature
(Vin = 3.6 V, Vout = 1.8 V, R3 = 0 R, C3 = 0 pF)

Temperature (°C)

Figure 15. Output Voltage Error vs Temperature
(Vin = 3.6 V, Vout = 1.8 V, R3 = 0 R, C3 = 0 pF)
Figure 16. Output Voltage Error vs Temperature (Vin = 3.6 V, Vout = 2.5 V, R3 = 0 Ω, C3 = 0 pF)

Figure 17. Output Voltage Error vs Temperature (Vin = 4.2 V, Vout = 3.3 V, R3 = 0 Ω, C3 = 0 pF)

Figure 18. Line Regulation (Vout = 1.8 V, R3 = 500 Ω, C3 = 100 pF)

Figure 19. Line Regulation (Vout = 1.8 V, R3 = 0 Ω, C3 = 0 pF)

Figure 20. Line Regulation (Vout = 2.5 V, R3 = 0 Ω, C3 = 0 pF)

Figure 21. Soft Start (Vin = 3.6 V, Vout = 1.8 V, Iout = 400 mA)
Figure 22. Switching Frequency vs Temperature  
(Vin = 3.6 V, Vout = 1.8 V, Iout = 400 mA)

Figure 23. Switching Frequency vs Input Voltage  
(Vout = 1.8 V, Iout = 400 mA)

Figure 24. Input Current vs Input Voltage

Figure 25. Enable Threshold vs Input Voltage

Figure 26. Load Transient Response  
(40 mA to 400 mA, Vin = 3.6 V, Vout = 1.2 V,  
Cout = 4.7 μF, C3 = 0 pF, R3 = 0 Ω)

Figure 27. Load Transient Response  
(40 mA to 400 mA, Vin = 3.6 V, Vout = 1.8 V,  
Cout = 4.7 μF, C3 = 100 pF, R3 = 500 Ω)
Figure 28. Load Transient Response
(40 mA to 400 mA, Vin = 3.6 V, Vout = 1.8 V, Cout = 4.7 μF, C3 = 0 pF, R3 = 0 Ω)

Figure 29. Line Transient Response
(Vin = 3.6 V to 4.2 V, Vout = 1.2 V, Iout = 400 mA, Cout = 4.7 μF, C3 = 0 pF, R3 = 0 Ω)

Figure 30. Line Transient Response
(Vin = 3.6 V to 4.2 V, Vout = 1.8 V, Iout = 400 mA, Cout = 4.7 μF, C3 = 100 pF, R3 = 500 Ω)

Figure 31. Line Transient Response
(Vin = 3.6 V to 4.2 V, Vout = 1.8 V, Iout = 400 mA, Cout = 4.7 μF, C3 = 0 pF, R3 = 0 Ω)

Figure 32. Output Ripple
(Vin = 3.6 V, Vout = 1.8 V, Iout = 1 mA)

Figure 33. Output Ripple
(Vin = 3.6 V, Vout = 1.8 V, Iout = 400 mA)
Functional Description
The SKY87250 is a high performance 400 mA, 2.0 MHz monolithic step-down converter with an integrated micro-inductor. It is designed with the goal of minimizing external component requirements and optimizing efficiency over the complete load range. The converter operates at 2.0 MHz, which minimizes the ceramic output capacitor requirement.

The device is designed to operate with an output voltage as low as 0.6 V over an input voltage range of 2.7 V to 5.5 V. Power devices are sized for 400 mA current capability while maintaining up to 95% efficiency. At dropout, the regulator’s duty cycle increases to 100% and the output voltage tracks the input voltage minus the load drop across the on-time resistance (R_{on}).

A high-DC gain error amplifier with internal compensation controls the output. It provides excellent transient response and load/line regulation. Soft start eliminates any output voltage overshoot when the enable or the input voltage is applied.

A functional block diagram is shown in Figure 34.

Integrated Power Inductor
The SKY87250 integrates the power inductor within the package. Therefore, no external power inductor is needed.

Control Loop
The SKY87250 is a 400 mA, current mode step-down converter. The current through the P-channel MOSFET (high-side) is sensed for current loop control, as well as short-circuit and overload protection. A fixed slope compensation signal is added to the sensed current to maintain stability for duty cycles over 50%. The peak current mode loop appears as a voltage-programmed current source in parallel with the output capacitor.

The output of the voltage error amplifier programs the current mode loop for the necessary peak switch current to force a constant output voltage for all load and line conditions. Internal loop compensation terminates the transconductance voltage error amplifier output. The error amplifier reference is fixed at 0.6 V.

Soft Start/Enable
Soft start ramps the reference voltage when the input voltage and enable input are valid. The controlled output slew-rate limits the current surge seen at the input and eliminates output voltage overshoot. When the EN pin is pulled low, it forces the SKY87250 into a low-power, non-switching state. The total input current during shutdown is less than 1 \( \mu \)A.

Current Limit and Over-Temperature Protection
For overload conditions, the peak input current is limited. As load impedance decreases and the output voltage falls closer to zero, more power is dissipated internally, raising the device temperature. Thermal protection completely disables switching when internal dissipation becomes excessive, protecting the device from damage. The junction over-temperature threshold is 140°C with 15°C of hysteresis.
**Under-Voltage Lockout (UVLO)**

Internal bias of all circuits is controlled using the \( V_{IN} \) bias supply input. UVLO guarantees sufficient \( V_{IN} \) bias and proper operation of all internal circuitry before activation.

**Application Information**

**Input Capacitor Selection**

Select a 4.7 \( \mu \)F to 22 \( \mu \)F X7R or X5R ceramic capacitor for the input. To estimate the required input capacitor size, determine the acceptable input voltage ripple level (\( V_{PP} \)) and solve for \( C_{IN} \).

\[
C_{IN} = \frac{D \times (1 - D)}{\left( \frac{V_{PP}}{I_{OUT}} - ESR \right) \times f_{SW}}
\]

\[
D = \frac{V_{OUT}}{V_{IN}}
\]

Where \( D \) is the duty cycle and \( f_{SW} \) is the switching frequency.

The peak ripple voltage occurs when \( V_{IN} = 2 \times V_{OUT} \) (50% duty cycle), resulting in a minimum output capacitance recommendation:

\[
C_{IN} = \frac{1}{4 \times \left( \frac{V_{PP}}{I_{OUT}} - ESR \right) \times f_{SW}}
\]

The maximum input capacitor RMS current is:

\[
I_{RMS} = I_{OUT} \times \sqrt{D \times (1 - D)} = I_{OUT} \times \sqrt{\frac{V_{OUT}}{V_{IN}} \times \left( 1 - \frac{V_{OUT}}{V_{IN}} \right)}
\]

The calculated value varies with input voltage and is a maximum when \( V_{IN} \) is twice the output voltage.

The input capacitor provides a low impedance loop for the edges of pulsed current drawn by the SKY87250. X7R and X5R ceramic capacitors are ideal for this function due to their low Equivalent Series Resistance (ESR) and Equivalent Series Inductance (ESL). To minimize stray parasitic inductance, the capacitor should be placed as closely as possible to the SKY87250. This keeps the high frequency content of the input current localized, minimizing EMI and input voltage ripple.

The proper placement of the input capacitor can be seen in the Evaluation Board layer detail (see C1 in Figure 35).

A laboratory test set-up typically consists of two long wires running from the bench power supply to the Evaluation Board input voltage pins. The inductance of these wires, along with the low-ESR ceramic input capacitor, can create a high-Q network that may affect converter performance. This problem often becomes apparent in the form of excessive ringing in the output voltage during load transients. Errors in the loop phase and gain measurements can also result.

In applications where the input power source lead inductance cannot be reduced to a level that does not affect the converter performance, a high ESR tantalum or aluminum electrolytic should be placed in parallel with the low ESR/ESL bypass ceramic. This damps the high Q network and stabilizes the system.

**Output Capacitor Selection**

The output capacitor limits the output ripple and provides holdup during large load transitions. A 4.7 \( \mu \)F to 10 \( \mu \)F X5R or X7R ceramic capacitor provides sufficient bulk capacitance to stabilize the output during large load transitions and has the ESR and ESL characteristics necessary for low output ripple.

The output voltage droop due to a load transient (\( \Delta I_{LOAD} \)) is dominated by the capacitance of the ceramic output capacitor. During a step increase in load current, the ceramic output capacitor alone supplies the load current until the loop responds. Within two or three switching cycles, the loop responds and the inductor current increases to match the load current demand. The relationship of the output voltage droop during the three switching cycles to the output capacitance can be estimated by:

\[
C_{OUT} = \frac{3 \times \Delta I_{LOAD}}{V_{DROOP} \times f_{SW}}
\]

Once the average inductor current increases to the DC load level, the output voltage recovers. The above equation establishes a limit on the minimum value for the output capacitor with respect to load transients.

The internal voltage loop compensation also limits the minimum output capacitor value to 4.7 \( \mu \)F. This is due to its effect on the loop crossover frequency (bandwidth), phase margin, and gain margin. Increased output capacitance reduces the crossover frequency with greater phase margin.

The maximum output capacitor RMS ripple current is given by:

\[
I_{RMS(MAX)} = \frac{1}{2 \sqrt{3}} \times \frac{V_{OUT} \times (V_{IN(MAX)} - V_{OUT})}{L \times f_{SW} \times V_{IN(MAX)}}
\]

Where \( L = 1 \) \( \mu \)H and \( f_{SW} = 2.0 \) MHz.

Dissipation due to the RMS current in the ceramic output capacitor ESR is typically minimal, resulting in less than a few degrees rise in hot-spot temperature.
Feedback Resistor Selection

Resistors R1 and R2 in Figure 35 program the output to regulate at a voltage higher than 0.6 V. To limit the bias current required for the external feedback resistor string while maintaining good noise immunity, the suggested value for R2 is 59 kΩ. Decreased resistor values are necessary to maintain noise immunity on the FB pin, resulting in increased quiescent current. Table 5 summarizes the resistor values for various output voltages.

With an enhanced transient response for extreme pulsed load applications, an external feed-forward capacitor and series feedback resistor (C3 and R3 in Figure 4) can be added, and usually use 100 pF capacitor as C3 and 500 Ω resistor as R3.

The feedback resistor value can be calculated using the following equation:

\[
P_{\text{TOTAL}} = I_{\text{OUT}}^2 \times (R_{\text{TON}} \times D + R_{\text{TOFF}} \times \{1 - D\}) +
(\tau_{\text{DRV}} \times f_{\text{SW}} \times I_{\text{OUT}} + I_{\text{Q}}) \times V_{\text{IN}}
\]

Where \(D = \frac{V_{\text{OUT}}}{V_{\text{IN}}}\), \(R_{\text{TON}}\) is the high-side MOSFET on-resistance plus inductor DCR, \(R_{\text{TOFF}}\) is the low-side MOSFET on-resistance plus inductor DCR, \(I_{\text{Q}}\) is the step-down converter quiescent current, and \(\tau_{\text{DRV}}\) is used to estimate the full load step-down converter switching losses.

Since \(R_{\text{TON}}, R_{\text{TOFF}}\), quiescent current, and switching losses all vary with the input voltage, the total losses should be investigated over the complete input voltage range.

Given the total losses, the maximum junction temperature can be derived from the \(\theta_{\text{JA}}\) for the package which is 158 °C/W.

\[
T_{\text{J(MAX)}} = P_{\text{TOTAL}} \times \theta_{\text{JA}} + T_{\text{A}}
\]

Layout Considerations

The following guidelines should be used to help ensure a proper layout:

- The input capacitor (C1) should be connected directly between the VP and PGND pins.
- The output capacitor and analog ground should be connected together to minimize any DC regulation errors caused by ground potential differences.
- The output-sense connection to the FB pin should be separated from any power trace. Route the output-sense trace as close as possible to the load point to avoid additional load regulation errors. Sensing along a high-current load trace will degrade DC load regulation.
- Place the feedback components near the FB pin to minimize the high-impedance feedback trace length. Avoid routing the feedback trace directly under the package to avoid EMI coupled noise.
- Connect the N/C pin to the power ground plane to enhance thermal impedance, and use vias directly under the package to ground planes on the bottom or internal PCB layers to help distribute the heat.

Table 5. Adjustable Resistor Values for Step-Down Converter

<table>
<thead>
<tr>
<th>(V_{\text{OUT}}) (V)</th>
<th>(R1) (kΩ) ((R2 = 59 \text{ kΩ}))</th>
<th>(R1) (kΩ) ((R2 = 221 \text{ kΩ}))</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.8</td>
<td>19.6</td>
<td>75</td>
</tr>
<tr>
<td>0.9</td>
<td>29.4</td>
<td>113</td>
</tr>
<tr>
<td>1.0</td>
<td>39.2</td>
<td>150</td>
</tr>
<tr>
<td>1.1</td>
<td>49.9</td>
<td>187</td>
</tr>
<tr>
<td>1.2</td>
<td>59</td>
<td>221</td>
</tr>
<tr>
<td>1.3</td>
<td>68.1</td>
<td>261</td>
</tr>
<tr>
<td>1.4</td>
<td>78.7</td>
<td>301</td>
</tr>
<tr>
<td>1.5</td>
<td>88.7</td>
<td>332</td>
</tr>
<tr>
<td>1.8</td>
<td>118</td>
<td>442</td>
</tr>
<tr>
<td>2.5</td>
<td>187</td>
<td>698</td>
</tr>
<tr>
<td>3.3</td>
<td>267</td>
<td>1000</td>
</tr>
</tbody>
</table>

Thermal Calculations

There are many types of losses in the internal micro-inductor including the losses in the inductor core material, losses in the inductor from skin effects, magnetic field losses of the neighboring windings, and radiation losses. To simplify the calculation, the total inductor losses can be combined into the losses in the DC winding resistance of the inductor.

There are three types of losses associated with the SKY87250 step-down converter: switching losses, conduction losses, and quiescent current losses. Conduction losses are associated with the on-resistance characteristics of the power output switching devices and the DC winding resistance (DCR) of the internal micro-inductor. Switching losses are dominated by the gate charge of the power output switching devices. At full load, assuming a Continuous Conduction Mode (CCM), a simplified form of the losses is given by:

\[
\tau_{\text{ON}} \times I_{\text{Q}} \times D + \tau_{\text{OFF}} \times I_{\text{Q}} \times (1 - D) +
\frac{1}{2} C_{\text{G}} \times I_{\text{Q}}^2 \times f_{\text{SW}}
\]

Evaluation Board Description

The SKY87250 Evaluation Board schematic diagram is provided in Figure 35. The PCB layer details are shown in Figure 36. Component values for the SKY87250 Evaluation Board are listed in Table 6.

Package Information

The PCB layout footprint for the SKY87250 is provided in Figure 37. Package dimensions are shown in Figure 38, and tape and reel dimensions are provided in Figure 39.
Figure 35. SKY87250 Evaluation Board Schematic

Figure 36. SKY87250 Evaluation Board Layer Details

Table 6. SKY87250 Evaluation Board Bill of Materials (BOM)

<table>
<thead>
<tr>
<th>Component</th>
<th>Part Number</th>
<th>Description</th>
<th>Manufacturer</th>
</tr>
</thead>
<tbody>
<tr>
<td>U1</td>
<td>SKY87250</td>
<td>400mA low noise step-down converter, 2.4 mm × 2.4 mm</td>
<td>Skyworks</td>
</tr>
<tr>
<td>C1, C2</td>
<td>GRM188R60J475KE19D</td>
<td>MLCC cap, 4.7 μF/6.3 V, 0603</td>
<td>Murata</td>
</tr>
<tr>
<td>C3</td>
<td>UMK105G101JV-F</td>
<td>100 pF/50 V, 0402, optional</td>
<td>Taiyo Yuden</td>
</tr>
<tr>
<td>R1</td>
<td>Carbon film resistor</td>
<td>59 kΩ, 1%, 0201</td>
<td>Yageo</td>
</tr>
<tr>
<td>R2</td>
<td>Carbon film resistor</td>
<td>adjustable (see Table 5), 1%, 0201</td>
<td>Yageo</td>
</tr>
<tr>
<td>R3</td>
<td>Carbon film resistor</td>
<td>0 Ω, 1%, 0201</td>
<td>Yageo</td>
</tr>
</tbody>
</table>
Figure 37. SKY87250 PCB Layout Footprint
(Top View)

Figure 38. SKY87250 8-pin DLN2424 Package Dimensions

All measurements are in millimeters.
Notes:
1. Carrier tapes must meet all requirements of Skyworks GP01-D233 procurement Spec for tape and reel shipping.
2. Carrier tape shall be black conductive polystyrene.
3. Cover tape shall be transparent conductive material.
4. ESD-surface resistivity shall meet GP01-D233.
5. 10 sprocket hole pitch cumulative tolerance: ±0.20 mm.
6. Ao & Bo measured on plane 0.30 mm above the bottom of the pocket.
7. All measurements are in millimeters.
8. Part No.: 3M115401 (Please indicate on purchase order).

**Figure 39. SKY87250 Carrier Tape Dimensions**

**SKY87250 Design Example**

**Specifications**

\[ V_{OUT} = 1.8 \text{ V @ 400 mA} \]

\[ V_{IN} = 5 \text{ V} \]

\[ f_{SW} = 2.0 \text{ MHz} \]

\[ R_{TON} = 800 \text{ m\Omega} \]

\[ R_{TOFF} = 650 \text{ m\Omega} \]

\[ T_{A} = 85 \text{ °C} \]

**SKY87250 Losses**

All values assume 85°C ambient temperature and thermal resistance of 158 °C/W in the package.

\[
P_{TOTAL} = \frac{I_{OUT}^2 \times (R_{TON} \times V_{OUT} + R_{TOFF} \times [V_{IN} - V_{OUT}])}{V_{IN}} + (I_{DRY} \times f_{SW} \times I_{OUT} + I_{Q}) \times V_{IN}
\]

\[
= 0.4A^2 \times (0.8\Omega \times 1.8V + 0.65\Omega \times [5V - 1.8V]) + (5\times 2\text{MHz} \times 0.4A + 45\mu\text{A}) \times 5V
\]

\[= 120mW\]

\[
T_{J(MAX)} = P_{LOSS} \times \theta_{JA} + T_J = (158\text{°C/W}) \times 120mW + 85\text{°C} = 104\text{°C}
\]
## Ordering Information

<table>
<thead>
<tr>
<th>Model Name</th>
<th>Manufacturing Part Number</th>
<th>Evaluation Board Part Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>SKY87250: 400 mA Low-Noise Step-Down Converter in a Micro-Inductor Package</td>
<td>SKY87250-11</td>
<td>SKY87250-11-EVB</td>
</tr>
</tbody>
</table>